



F16.1

Ħ





- 1








FIG. 3A-1









إنا











FIG. 6

::






FIG. 8(A)





FIG. 8(B)



į.




FIG. 9(B)





FIG. I O



Ç.

...

-




FIG. 12





FIG. 13

įs

·








FIG. 14b









FIG. 16






FIG. 18






FIG. 19






..

F

1

:

Ľ



-16.22

.




FIG.23




FIG.24




FIG. 25





FIG. 26






FIG.28






FIG.29






Coded Data

Spatial Decoder

Spatial Decoder


Formatter


FIG.32




extension bit bits 7 ... 0 Address field 3 Ε 2 Data field D D Α Α D D D D D D D D D D 3 word Token D D D D

FIG.34














FIG.38







Access Start Data Transfer Default State FIG.4 I









31.4.














FIG.48










÷į



enable[1]

enable[0]

addr[7:0]

rw

data[7:0]


enable[1]

enable[0]

addr[9:0]

rw

data[7:0]



- 1






FIG.55








FIG.58





FIG.59






FIG.61






FIG.62



This looks like an MPEG picture start



:




FIG.65








FIG.66












FIG.71







FIG.72







horiz_macroblocks =
$$\frac{\text{horiz_pels} + 15}{16}$$
$$\text{vert_macroblocks} = \frac{\text{vert_pels} + 15}{16}$$

FIG.75

FIG.74D





FIG.76






FIG.78

Scale factor

Quantised values Post Processing Control logic

FIG.79







FIG.80





1





Error signal, motion vectors and other Tokens













‡ i










FIG.9 1







FIG.92







1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96

1	2	5	6		
3	4				
	ks of Y ata	1 block of C _B data	1 block of C _R data		

FIG.97


DATA 00	DATA 00 DATA 00	DATA 00 DATA 01	DATA 02		DATA 00	DATA 00	DATA 00	DATA 00	DATA 01	DATA 02	• • •
---------	--------------------	--------------------	---------	--	---------	---------	---------	---------	---------	---------	-------


FIG.98


1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16


	59	58	59	60	61	62	63	64
3			l i		ļ	1	1	1

FIG.99












FIG. 105

DATA 00 DATA 00	DATA 00 DATA 00	A	DATA 02	•••	DATA 00	DATA 00	DATA 00	DATA 00	DATA 01	DATA 02	
--------------------	--------------------	---	---------	-----	---------	---------	---------	---------	---------	---------	--

FIG. 106

ij







FIG. 107

Default State Access Start Data Transfer FIG. 108 - 38 ----RAS DRAM_addr[10:0] WE Row address timing **CAS**[3:0] ŌĒ data[31:0] Start of read **CAS**[3:0] ŌĒ data[31:0] Start of write **40** → **CAS**[3:0] ŌE data[31:0] Start of refresh TIME FIG. 109














FIG. 1 13














FIG. 118








FIG. 121A

FIG. 121B







FIG. 123

Pho










FIG. 127




FIG. 128




FIG. 129




FIG. 130




FIG. 131





FIG. 132






FIG. 134

· -1




FIG. 135




FIG. 136




FIG. 137







FIG. 138







. .

:# :::




FIG. 142




FIG. 143

; }




FIG. 144




FIG. 145




FIG. 146




FIG. 147




FIG. 148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. I 50




FIG. 151






FIG. 152

Read Cycle



Write Cycle






FIG. 155

1




FIG. 156




FIG. 157

. р






FIG. 158





BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 +

00	01						07			OA	0B
OC	OD	0E	OF	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1 E	1F	20	21	22	23
	25						2B				
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48							4F				
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61	62	63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7 A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	8A	8B	8C	8D	8E	8F

FIG. 161A

COMPONENT1 OFFSET 0x100 +


00	01	02	03	04	05
06	07	80	09	0A	0B
OC	OD	0E	OF	10	11
12	13	14	15	16	17
18	19	1A	1B	1 C	1D
1E	1F	20	21	22	23


FIG. 161B

COMPONENT1 OFFSET 0x200 +


00	01	02	03	04	05
	07				
OC	OD	0E	OF	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1 D
1E	1F	20	21	22	23

FIG. 161C








BLOCK ADDRESS=0+0+0x5D8+0x28+0x2C+1=0x62D FIG. I 63A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A FIG. I 63B













FIG. 167






FIG. 169